




# PSA-CT4P PSE Conformance Test Suite for 4-Pair 802.3bt PSE's

## Product Overview



Optional Feature to PSA-3000 Family of PowerSync Analyzers

## Key Features

- Robust 802.3bt 4-Pair PSE Conformance Testing
- Fully Automated Port Sequencing and Statistics covering up to 24 PSE Ports with one PSA-3000
- Greater than 92% 802.3bt PICS Coverage from 24 Tests Producing up to 344 Test Parameters per Port
- Fully Emulates All Type-1, 2, 3, and 4 PD's Including Single and Dual Signature Classes and PoE LLDP-Capable PD's
- Test Type-3 and Type-4 PSE's that Allocate Power Using Multi-Event, LLDP, or Both Multi-Event and LLDP
- Automatically Adapts to All Prevalent PSE Signaling and Power Management Behaviors
- Configurable Waveform Trace Diagnostic Generation and Retention
- Colorful and Informative Spreadsheet Reporting with Compliance (Pass/Fail) Notations and Parameter Statistics
- Run & Sequence from PSA Interactive GUI or PowerShell PSA Command Line

**Verification, Simplified.**

## Overview

### **IEEE 802.3 PSE's**

**4-Pair End Span PSE's**

**4-Pair Mid-Span PSE's**

**4-Pair Power Injectors**

### **The Industry "Norm"**

**Unmatched 802.3bt  
Specification Coverage**

**Widely Used by PSE  
Silicon Manufacturers**

### **Fully Automated One-Button Testing**

**Automatic Adaptation to  
PSE Probing and PD  
Qualification Methods**

**Flexibly Sequence Tests  
and Test Ports**

**Pop-Up Spreadsheet  
Reporting with Statistics  
and Limit Evaluation**

### **Always Up-To- Date**

**Constantly Enhanced  
and Improved**

**Tracking Service Support  
Agreement**

**Responsive Support**

## **Verification, Simplified.**

With the introduction of the IEEE 802.3bt standard, Power-over-Ethernet expanded from a 30W powering system to a 90W powering system involving power delivery across all 8 conductors of a Cat 5/6/7 cabling system supporting up to 100 meters distance between PSE (power source) and PD (power consumer). In order to meet this challenge, extensive new features were added placing many new demands on both PSE's and PD's. The added complexity on the PSE side is best expressed comparing the 31 page 802.3bt PSE state machine to the 4 page 802.3at PSE state machine.

### **Higher Power, Higher Flexibility with 802.3bt**

Before 802.3bt, PD's were restricted to receiving power on two wire pairs with a maximum load at the PD interface of 25.5 watts. With 802.3bt, PD's can be designed to draw over 70 watts from four wire pairs and further, PD's may choose to combine that power to one integrated power load or to split it into two autonomous power loads. PSE's are challenged to qualify that PD's can accept 4-pair power and to work with imperfections in cabling and components that may cause 4-pair power to divide between wire pairs unevenly. Power classifications for PD's are expanded from 5 classes in 802.3at to 13 classes in 802.3bt. While 802.3at introduced one mode of PD power demotion, 802.3bt introduces at least 27 modes of PD power demotion whereby PD's are granted less power than requested.

The 802.3bt standard also specifies a new form of PoE Link Layer Discovery Protocol (LLDP) that expands the TLV fields carrying PSE and PD information from 12 to 29 while maintaining PD power allocations with a granularity of 0.1 watt.

### **Fully Automated Testing with Very High Test Coverage**

Given the complexity of a fully compliant 4-Pair 802.3bt PSE, the range of test cases that must be run is so enormous as to prohibit manual testing as a practical solution. The 4-Pair PSE Conformance Test Suite produces over 300 test parameters for each PSE port tested with a maximum possible count of 344 test parameters. The test suite automatically adapts to a wide range of possible PSE implementations and produces a number of implementation-specific test parameters.

The 24 tests that make up the 4-Pair Conformance Test Suite cover **over 92% of the PSE PICS** (conformance check list items) in the IEEE 802.3bt specification while also covering many specification requirements that the published PSE PICS overlooked. The 4-Pair PSE Conformance Test Suite is widely used throughout the internetworking community as the industry "norm" for PSE specification compliance.

### **IEEE 802.3af, 802.3at, 802.3bt Cross-Compatibility**

All 802.3bt PSE's must properly recognize and power PD's developed under the 802.3af, 802.3at, and 802.3bt standards. The 4-Pair PSE Conformance Test Suite includes emulations of many PD's including those conforming to the older standards.

### **Robust Diagnostics and Reporting**

The 4-Pair PSE Conformance Test Suite automatically sequences to a pop-up spreadsheet report with full color notations of parameter pass/fail status per port and cross-port statistics for each parameter. The report also includes Sifos proprietary scoring for PSE Safety and PSE Interoperability.

## PSE Conformance Tests & Parameters

### Detection & Connection Check Probing and Functional Tests

#### det\_v

#### Detection Probe Physical Parameters

Captures and analyzes PSE detection probe voltages with both valid and slightly non-valid detection signatures emulating single and dual signature PD's.

<b>Open_Circuit_Voc_A</b>	Peak Open Circuit Detection Voltage on Alt-A Pairset
<b>Open_Circuit_Voc_B</b>	Peak Open Circuit Detection Voltage on Alt-B Pairset
<b>Backoff_Voltage_A</b>	IDLE State voltage during detection backoff on the Alt-A Pairset
<b>Backoff_Voltage_B</b>	IDLE State voltage during detection backoff on the Alt-A Pairset
<b>Backoff_Voltage_Ss</b>	IDLE State voltage during Single Signature detection backoff across both Pairsets (as a single signature PD would detect it)
<b>Max_Det_Step_V_A</b>	Maximum Detection Voltage with Valid Detection Signature - Alt-A Pairset
<b>Max_Det_Step_V_B</b>	Maximum Detection Voltage with Valid Detection Signature - Alt-B Pairset
<b>Min_Det_Step_V_A</b>	Minimum Valid Step Voltage with Valid Detection Signature - Alt-A Pairset
<b>Min_Det_Step_V_B</b>	Minimum Valid Step Voltage with Valid Detection Signature - Alt-B Pairset
<b>Det_Step_Changes_A</b>	Count of Detection Step Transitions on the Alt-A Pairset
<b>Det_Step_Changes_B</b>	Count of Detection Step Transitions on the Alt-B Pairset
<b>Min_Step_DV_A</b>	Detection Step Magnitude from Max Voltage to Min Voltage - Alt-A Pairset
<b>Min_Step_DV_B</b>	Detection Step Magnitude from Max Voltage to Min Voltage - Alt-A Pairset
<b>Pre-Det_CC_Step_V_A</b>	Magnitude of any non-802 pre-detection signaling on the Alt-A Pairset
<b>Pre-Det_CC_Step_V_B</b>	Magnitude of any non-802 pre-detection signaling on the Alt-A Pairset

#### det\_cc

#### Connection Check Probe Physical Parameters

Captures and analyzes PSE 4-pair connection check probe voltages with both valid and slightly non-valid detection signatures emulating single and dual signature PD's.

<b>Presumed_CC_DET_SEQ</b>	CC_DET_SEQ as described by the 802.3bt PSE State Machine, derived from observations of signaling at the PSE physical interface.
<b>Conn_Chk_SS_V_A</b>	Peak connection check voltage on the Alt-A Pairset with Single Signature
<b>Conn_Chk_SS_V_B</b>	Peak connection check voltage on the Alt-B Pairset with Single Signature
<b>Conn_Chk_DS_V_A</b>	Peak connection check voltage on the Alt-A Pairset with Dual Signature
<b>Conn_Chk_DS_V_B</b>	Peak connection check voltage on the Alt-B Pairset with Dual Signature
<b>High_Signature_CC_A</b>	Flag indicating invalid signature compliance to PSE state machine on the Alt-A Pairset. 1 is a PASS, 0 is a FAIL.
<b>High_Signature_CC_B</b>	Flag indicating invalid signature compliance to PSE state machine on the Alt-B Pairset. 1 is a PASS, 0 is a FAIL.
<b>4Pair_Start_Fail</b>	Flag indication that the 4-Pair PSE failed to produce any signaling on at least one Pairset when a valid PD signature was connected.

#### det\_i

#### Detection Current Limiting and Slew Rate

Measures maximum current sourcing capability from a PSE during detection. This behavior is essential to protecting non-PD's connected to the PSE.

<b>Isc_Init_A</b>	Peak detection current @ >1.5V on the Alt-A Pairset
<b>Isc_Init_B</b>	Peak detection current @ >1.5V on the Alt-B Pairset
<b>Isc_Det_A</b>	Peak detection current @ >2.2V on the Alt-A Pairset
<b>Isc_Det_B</b>	Peak detection current @ >2.2V on the Alt-B Pairset
<b>Det_Slew_A</b>	Maximum expected detection voltage slew rate on the Alt-A Pairset
<b>Det_Slew_B</b>	Maximum expected detection voltage slew rate on the Alt-B Pairset

#### det\_time

#### Detection & Connection Check Timing

Measures detection backoff and detection / connection check probe timing parameters.

<b>Detect_Time_Tdet_A</b>	Time from start of detection until end of detection on the Alt-A Pairset
<b>Detect_Time_Tdet_B</b>	Time from start of detection until end of detection on the Alt-A Pairset (IDLE state) Time from end of a detection sequence until start of a new detection sequence given an invalid Single Signature
<b>Backoff_Time_SS</b>	

## Detection & Connection Check Probing and Functional Tests

<b>Det2Det_Time</b>	CC_DET_SEQ 0, 1, and 3 ONLY: The time duration between the end of detection on the PRI Pairset and the start of detection on the SEC pairset.
<b>Det+CC_Time</b>	CC_DET_SEQ 2 ONLY: The total time duration of Detection on both pairsets and Connection Check.
<b>CC2Det_Time</b>	CC_DET_SEQ 0, 3 ONLY: The time from end of Connection Check until start of the first Pairset Detection.

### det\_resource Detection Source Impedance

Determine the type of detection probe (voltage versus current probing) and determine effective source impedance of a current probing scheme. Assesses risk of PSE port powering another PSE port.

<b>PSE_Detect_Source</b>	PSE Detection Scheme. 0= Voltage probing, 1= Current probing.
<b>PSE_Source_Zout_A</b>	The source impedance of the Detection probing on the Alt-A Pairset. A pure voltage source will report as 0 $\Omega$ .
<b>PSE_Source_Zout_B</b>	The source impedance of the Detection probing on the Alt-B Pairset. A pure voltage source will report as 0 $\Omega$ .

### det\_range Detection Accept and Reject Ranges

Assesses the range of acceptable PD signatures given both single and dual signature PD emulations.

<b>Rgood_Max_Single</b>	Maximum Detection signature resistance that gets powered given a Single Signature PD
<b>Rgood_Min_Single</b>	Minimum Detection signature resistance that gets powered given a Single Signature PD
<b>Cgood_Max_Single</b>	Maximum Capacitive signature that gets powered given a Single Signature PD
<b>Rgood_Max_Dual_A</b>	Maximum Detection signature resistance that gets powered on the Alt-A Pairset given a Dual Signature PD
<b>Rgood_Max_Dual_B</b>	Maximum Detection signature resistance that gets powered on the Alt-B Pairset given a Dual Signature PD
<b>Rgood_Min_Dual_A</b>	Minimum Detection signature resistance that gets powered on the Alt-A Pairset given a Dual Signature PD
<b>Rgood_Min_Dual_B</b>	Minimum Detection signature resistance that gets powered on the Alt-B Pairset given a Dual Signature PD
<b>Cgood_Max_Dual_A</b>	Maximum Capacitive signature that gets powered on the Alt-A Pairset given a Dual Signature PD
<b>Cgood_Max_Dual_B</b>	Maximum Capacitive signature that gets powered on the Alt-B Pairset given a Dual Signature PD

### cc\_response Connection Check Validity

Determines that connection check performed by a 4-pair PSE properly resolves single versus dual signature PD implementations. Also assesses PSE response to a 2-pair PD connection.

<b>Single_Sig_Response</b>	Flag indicating that the PSE properly characterized a Single Signature PD prior to powering. 1= Success, 0= Failure.
<b>Dual_Sig_Response</b>	Flag indicating that the PSE properly characterized a Dual Signature PD prior to powering. 1= Success, 0= Failure.
<b>2Pair_PD_A</b>	Flag indicating the count of Pairsets powered when a valid PD signature is connected only on the Alt-A Pairset. 0= No Pairsets powered, 1= Alt-A Pairset powered, 2= both pairsets powered.
<b>2Pair_PD_B</b>	Flag indicating the count of Pairsets powered when a valid PD signature is connected only on the Alt-B Pairset. 0= No Pairsets powered, 1= Alt-A Pairset powered, 2= both pairsets powered.

## Classification Probing and Functional Tests

### class\_v

### Classification Voltages

Captures and analyzes PSE classification and class probe voltage levels, focusing on only the final classification performed prior to power-up. Also analyzes class probe reset where presented.

<b>Vclass_max_SS</b>	Maximum Class Event Voltage measured as the peak of both pairsets given a Single Signature PD emulation
<b>Vclass_min_SS</b>	Minimum Class Event Voltage measured as the peak of both pairsets given a Single Signature PD emulation
<b>Vmark_SS</b>	Median Mark region voltage from the peak of both pairsets given a Single Signature PD emulation
<b>Vreset_SS</b>	If the PSE utilizes a Class Probe given Single Signature PD connection, this is the maximum voltage following the completion of the class probe until the start of Event 1 Classification. Reports -1 if there is no class reset.
<b>Vclass_max_DSA</b>	Maximum Class Event Voltage on the Alt-A Pairset given a Dual Signature PD emulation
<b>Vclass_max_DSB</b>	Maximum Class Event Voltage on the Alt-B Pairset given a Dual Signature PD emulation
<b>Vclass_min_DSA</b>	Minimum Class Event Voltage on the Alt-A Pairset given a Dual Signature PD emulation
<b>Vclass_min_DSB</b>	Minimum Class Event Voltage on the Alt-B Pairset given a Dual Signature PD emulation
<b>Vmark_DSA</b>	Median Mark region voltage on the Alt-A Pairset given a Dual Signature PD emulation
<b>Vmark_DSB</b>	Median Mark region voltage on the Alt-B Pairset given a Dual Signature PD emulation
<b>Vreset_DSA</b>	If the PSE utilizes a Class Probe given Dual Signature PD connection, this is the maximum voltage following the completion of the class probe until the start of Event 1 Classification on the Alt-A Pairset. Reports -1 if there is no class reset.
<b>Vreset_DSB</b>	If the PSE utilizes a Class Probe given Dual Signature PD connection, this is the maximum voltage following the completion of the class probe until the start of Event 1 Classification on the Alt-A Pairset. Reports -1 if there is no class reset.

### class\_time

### Classification Timing

Captures and analyzes PSE classification signal timing, focusing on only the final classification performed prior to power-up.

<b>Vclass_max_SS</b>	Maximum Class Event Voltage measured as the peak of both pairsets given a Single Signature PD emulation
<b>Vclass_min_SS</b>	Minimum Class Event Voltage measured as the peak of both pairsets given a Single Signature PD emulation
<b>Vmark_SS</b>	Median Mark region voltage from the peak of both pairsets given a Single Signature PD emulation
<b>Vreset_SS</b>	If the PSE utilizes a Class Probe given Single Signature PD connection, this is the maximum voltage following the completion of the class probe until the start of Event 1 Classification. Reports -1 if there is no class reset.
<b>Vclass_max_DSA</b>	Max. Class Event Voltage on the Alt-A Pairset given Dual Signature PD emulation
<b>Vclass_max_DSB</b>	Max. Class Event Voltage on the Alt-B Pairset given Dual Signature PD emulation
<b>Vclass_min_DSA</b>	Min. Class Event Voltage on the Alt-A Pairset given Dual Signature PD emulation
<b>Vclass_min_DSB</b>	Min. Class Event Voltage on the Alt-B Pairset given Dual Signature PD emulation
<b>Vmark_DSA</b>	Median Mark region voltage on the Alt-A Pairset given Dual Signature PD emulation
<b>Vmark_DSB</b>	Median Mark region voltage on the Alt-B Pairset given Dual Signature PD emulation
<b>Vreset_DSA</b>	If the PSE utilizes a Class Probe given Dual Signature PD connection, this is the maximum voltage following the completion of the class probe until the start of Event 1 Classification on the Alt-A Pairset. Reports -1 if there is no class reset.
<b>Vreset_DSB</b>	If the PSE utilizes a Class Probe given Dual Signature PD connection, this is the maximum voltage following the completion of the class probe until the start of Event 1 Classification on the Alt-A Pairset. Reports -1 if there is no class reset.
<b>Class_Probe_SS</b>	Flag indicating if a Class Probe is discovered given a Single Signature PD. 1= Class Probe Discovered, 0= No Class Probe.
<b>EV_Count_7_SS</b>	Class Event Count in response to Class 7 (Single Signature) PD on either the Alt-A or Alt-B pairset.
<b>Long_EV1_Time_SS</b>	Duration of Event #1 (LCE) Class Pulse prior to power-up given a Single Signature PD connection.
<b>Min_Class_EV_Time_SS</b>	Minimum duration of any non-LCE Class Event prior to power-up given a Single Signature PD.
<b>Max_Class_EV_Time_SS</b>	Maximum duration of any non-LCE Class Event prior to power-up given a Single Signature PD.
<b>Min_Mark_EV_Time_SS</b>	Minimum duration of any non-final Mark Event prior to power-up given a Single Signature PD.
<b>Max_Mark_EV_Time_SS</b>	Maximum duration of any non-final Mark Event prior to power-up given a Single Signature PD.
<b>Final_Mark_EV_Time_SS</b>	Duration of the final Mark Event leading into Power-Up given a Single Signature PD.

## Classification Probing and Functional Tests

<b>CI_Prb_Reset_Time_SS</b>	If the PSE utilizes a Class Probe given Single Signature PD connection, this is the time duration from end-of-Class-Probe until start of Event #1. Set to -1 if no class probing.
<b>Class_Probe_DA</b>	Flag indicating if a Class Probe is discovered on the Alt-A Pairset given a Dual Signature PD. 1= Class Probe Discovered, 0= No Class Probe.
<b>EV_Count_5D_DA</b>	Class Event Count on the Alt-A Pairset in response to a Dual Class 5 PD
<b>Long_EV1_Time_DA</b>	Duration of Event #1 (LCE) Class Pulse prior to power-up on the Alt-A Pairset given a Dual Signature PD connection.
<b>Min_Class_EV_Time_DA</b>	Minimum duration of any non-LCE Class Event on the Alt-A Pairset prior to power-up given a Dual Signature PD.
<b>Max_Class_EV_Time_DA</b>	Maximum duration of any non-LCE Class Event on the Alt-A Pairset prior to power-up given a Dual Signature PD.
<b>Min_Mark_EV_Time_DA</b>	Minimum duration of any non-final Mark Event on the Alt-A Pairset prior to power-up given a Dual Signature PD.
<b>Max_Mark_EV_Time_DA</b>	Maximum duration of any non-final Mark Event on the Alt-A Pairset prior to power-up given a Dual Signature PD.
<b>Final_Mark_EV_Time_DA</b>	Duration of the final Mark Event on the Alt-A Pairset leading into Power-Up given a Dual Signature PD.
<b>CI_Prb_Reset_Time_DA</b>	If the PSE utilizes a Class Probe on the Alt-A Pairset given a Dual Signature PD connection, this is the time duration from end-of-Class-Probe until start of Event #1. Set to -1 if no class probing.
<b>Class_Probe_DB</b>	Flag indicating if a Class Probe is discovered on the Alt-B Pairset given a Dual Signature PD. 1= Class Probe Discovered, 0= No Class Probe.
<b>EV_Count_5D_DB</b>	Class Event Count on the Alt-B Pairset in response to a Dual Class 5 PD
<b>Long_EV1_Time_DB</b>	Duration of Event #1 (LCE) Class Pulse prior to power-up on the Alt-B Pairset given a Dual Signature PD connection.
<b>Min_Class_EV_Time_DB</b>	Minimum duration of any non-LCE Class Event on the Alt-B Pairset prior to power-up given a Dual Signature PD.
<b>Max_Class_EV_Time_DB</b>	Maximum duration of any non-LCE Class Event on the Alt-B Pairset prior to power-up given a Dual Signature PD.
<b>Min_Mark_EV_Time_DB</b>	Minimum duration of any non-final Mark Event on the Alt-B Pairset prior to power-up given a Dual Signature PD.
<b>Max_Mark_EV_Time_DB</b>	Maximum duration of any non-final Mark Event on the Alt-B Pairset prior to power-up given a Dual Signature PD.
<b>Final_Mark_EV_Time_DB</b>	Duration of the final Mark Event on the Alt-B Pairset leading into Power-Up given a Dual Signature PD.
<b>CI_Prb_Reset_Time_DB</b>	If the PSE utilizes a Class Probe on the Alt-B Pairset given a Dual Signature PD connection, this is the time duration from end-of-Class-Probe until start of Event #1. Set to -1 if no class probing.

### class\_response

### PSE Classification Responses to All PD Types

*Evaluates PSE responses to a variety of PD types including both single and dual signature. Assesses maximum power PSE will grant at power-up and PSE 2-pair powering behavior.*

<b>Class_3_Count</b>	Class Event count in response to Class 3 (Single Signature) PD
<b>Class_4_Count</b>	Class Event count in response to Class 4 (Single Signature) PD
<b>Class_5_Count</b>	Class Event count in response to Class 5 (Single Signature) PD
<b>Class_6_Count</b>	Class Event count in response to Class 6 (Single Signature) PD
<b>Class_7_Count</b>	Class Event count in response to Class 7 (Single Signature) PD
<b>Class_8_Count</b>	Class Event count in response to Class 8 (Single Signature) PD
<b>Class_2D_Count_A</b>	Class Event count on the Alt-A Pairset in response to a Dual Class 2 PD
<b>Class_2D_Count_B</b>	Class Event count on the Alt-B Pairset in response to a Dual Class 2 PD
<b>Class_3D_Count_A</b>	Class Event count on the Alt-A Pairset in response to a Dual Class 3 PD
<b>Class_3D_Count_B</b>	Class Event count on the Alt-B Pairset in response to a Dual Class 3 PD
<b>Class_4D_Count_A</b>	Class Event count on the Alt-A Pairset in response to a Dual Class 4 PD
<b>Class_4D_Count_B</b>	Class Event count on the Alt-B Pairset in response to a Dual Class 4 PD
<b>Class_5D_Count_A</b>	Class Event count on the Alt-A Pairset in response to a Dual Class 5 PD
<b>Class_5D_Count_B</b>	Class Event count on the Alt-B Pairset in response to a Dual Class 5 PD
<b>Max_SS_Class</b>	Maximum Single Signature PD Class that the PSE will assign at power-up
<b>Max_DS_Class</b>	Maximum Dual Signature PD Class that both Alt-A and Alt-B Pairsets will assign at power-up
<b>Init_Grant_Match</b>	Flag indicating that the maximum power granted to Dual Signature PD's corresponds to the

## Classification Probing and Functional Tests

	maximum power granted to Single Signature PD's. 1= Correspondance, 0 = Inconsistent
<b>2-Pair_Pairset</b>	Flag indicating which Pairset gets 2-Pair powered if and when the PSE performs 2-Pair powering. Set to 0 if PSE always 4-Pair powers, 1 if Alt-A Pairset powered, 2 if Alt-B Pairset powered.
<b>PRI_4pr_Pairset</b>	Primary (PRI) Pairset where Classification occurs given Single Signature PD connection. 1= Alt-A Pairset, 2= Alt-B Pairset, 12= Either Pairset.

### class\_err

### PSE Processing of Deviant Class Signatures

Evaluates PSE current limiting to very high class and mark loads and PSE powering response to current limited signatures and to invalid class signature sequences.

<b>Class_Ilim_A</b>	Classification Event current limit on the Alt-A Pairset.
<b>Class_Ilim_B</b>	Classification Event current limit on the Alt-B Pairset.
<b>Pwr_CI_52_SS</b>	Flag indicating if PSE powers a 52mA Class signature given a Single Signature PD. 0= No Power. 1= Power Applied.
<b>Pwr_CI_52_DSA</b>	Flag indicating if PSE powers the Alt-A Pairset a 52mA Class signature given a Dual Signature PD. 0= No Power. 1= Power Applied.
<b>Pwr_CI_52_DSB</b>	Flag indicating if PSE powers the Alt-B Pairset a 52mA Class signature given a Dual Signature PD. 0= No Power. 1= Power Applied.
<b>Mark_Ilim_A</b>	Mark Event current limit on the Alt-A Pairset.
<b>Mark_Ilim_B</b>	Mark Event current limit on the Alt-B Pairset.
<b>Inval_Sig_EV2_SS</b>	Flag indicating if the PSE powers an uneven 2-Event classification given a Single Signature PD where Event 1 is 40mA, Event 2 is 18 mA. 0 = No Power, 1= Power Applied. =0 for 1-Event PSE.
<b>Inval_Sig_EV4_SS</b>	Flag indicating if the PSE powers an uneven 4-Event classification given a Single Signature PD where Event #4 differs from Event #3. 0 = No Power, 1= Power Applied. =0 for < 4-Event PSE.
<b>Inval_Sig_EV5_SS</b>	Flag indicating if the PSE powers an uneven 5-Event classification given a Single Signature PD where Event #5 differs from Event #4. 0 = No Power, 1= Power Applied. =0 for < 5-Event PSE.
<b>Inval_Sig_EV2_DSA</b>	Flag indicating if the PSE powers the Alt-A Pairset following an uneven 2-Event classification given a Dual Signature PD. 0 = No Power, 1= Power Applied.
<b>Inval_Sig_EV2_DSB</b>	Flag indicating if the PSE powers the Alt-B Pairset following an uneven 2-Event classification given a Dual Signature PD. 0 = No Power, 1= Power Applied. =0 for 1-Event PSE.
<b>Inval_Sig_EV4_DSA</b>	Flag indicating if the PSE powers the Alt-A Pairset following an uneven 4-Event classification where Event #4 differs from Event #3 given a Dual Signature PD. 0 = No Power, 1= Power Applied.
<b>Inval_Sig_EV4_DSB</b>	Flag indicating if the PSE powers the Alt-B Pairset following an uneven 4-Event classification where Event #4 differs from Event #3 given a Dual Signature PD. 0 = No Power, 1= Power Applied.

### class\_ildp

### LLDP Protocol & Power Grant Testing Emulating Single Signature PD's

Assesses 802.3bt PSE LLDP (29 octet) basic protocol fields, protocol timing, and power request processing for 802.3bt single signature PD's.

<b>PSE_LLDP_Time_SS</b>	Time from Power On to 1st LLDP Frame. -1 = No Frame Received < 45 seconds
<b>LLDP_Length</b>	TLV Length Field. 29 for 802.3bt
<b>PSE_Pwr_Pair</b>	MDI Legacy Powered Pair. Confirm the value of either 1 or 2. All other values fail. Value = 1 means the Signal Pairs are in use. Value = 2 means the Spare Pairs are in use.
<b>PSE_MDI_Pwr_Sup</b>	MDI Power Support Field. 4 bit value where bits 0-2 are set and bit 3 is don't care.
<b>PSE_Pwr_Class</b>	MDI 802.3at PSE Class Support. Class 4 and above will specify 4
<b>PSE_Source_Priority</b>	MDI 802.3at Type-Source-Priority field. If PSE is Type-3 and Type-4 it will specify Type-2
<b>PSE_Ext_Type</b>	Extended PSE Type. Either Type-3 or Type-4
<b>PSE_Ext_Status_SS</b>	Powering Status of PSE. =41 if set to Both_Alts and 4pr_Pwr_Single =21 if et to Alt_A or Alt_B and 2pr_Pwr. Otherwise set to 0.
<b>PSE_Ext_Class_SS</b>	Assigned Class available from the PSE. =41 if Class between 1 and 8 and 4pr_Pwr_Single. =21 if Class between 1 and 4 and 2pr_Pwr. Otherwise set to 0
<b>PSE_Max_Pwr_SS</b>	Reported PSE maximum available port power. There are no restrictions on this value.
<b>PSE_Class_6_Ext_Pwr</b>	Flag indicating that PSE allows extended power allocations to a Class 6 PD. If PSE_Max_Pwr_SS reports > 51.0 watts, a class 6 LLDP power request exceeding 51.0 watts is performed. 0 = Power Allocation limited to 51.0 watts and 1= Power Allocation exceeded 51.0 watts.
<b>PSE_Pwr_Class_DS</b>	Value of the Dual-sig Extended Class for Alt-A and Alt-B. Set to 1 if both TLVs are set to Single

## Classification Probing and Functional Tests

	Signature otherwise set to 0.
<b>PSE_Echo_Time_1SS</b>	Time from a PD request for an initial power until the frame containing the Echo of that request is received
<b>PSE_Alloc_Time_1SS</b>	Time from a PD request for an initial power until the frame containing the Allocation of that request is received
<b>PSE_Alloc_LowPwr_1SS</b>	Power Allocated by the PSE when requesting an initial power
<b>PSE_Echo_Time_2SS</b>	Time from a PD request for a change to the max power available until the frame containing the Echo of that request is received
<b>PSE_Alloc_Time_2SS</b>	Time from a PD request for a change to the max power available until the frame containing the Allocation of that request is received
<b>PSE_Alloc_MaxPwr_2SS</b>	Indicates Power was Allocated by the PSE when requesting a change to the max power available. =1 if Allocated, =0 if Not Allocated
<b>Link_Down_Shutdown</b>	Disconnect the LAN. Set to 1 if Power NOT removed. 0 if Power removed

### class Ildp2 **LLDP Protocol & Power Grant Testing Emulating Dual Signature PD's**

Assesses 802.3bt PSE LLDP (29 octet) basic protocol fields, protocol timing, and power request processing for 802.3bt dual signature PD's.

<b>PSE_LLDP_Time_DS</b>	Time from Power On to 1st LLDP Frame. -1 = None Received < 45 sec.
<b>PSE_Ext_Status_DS</b>	Powering Status of PSE. =42 if set to Both_Alts and 4pr_Pwr_Dual =21 if et to Alt_A or Alt_B and 2pr_Pwr. Otherwise set to 0.
<b>PSE_Ext_Class_DSA</b>	Assigned Class available from the PSE on Alt-A. =42 if Class between 1 and 5 and 4pr_Pwr_Dual. =21 if Class between 1 and 4 and 2pr_Pwr. Otherwise set to 0
<b>PSE_Ext_Class_DSB</b>	Assigned Class available from the PSE on Alt-B. =42 if Class between 1 and 5 and 4pr_Pwr_Dual. =21 if Class between 1 and 4 and 2pr_Pwr. Otherwise set to 0
<b>PSE_Max_Pwr_DS</b>	Reported PSE maximum available port power. There are no restrictions on this value. Value is the sum of both pairsets.
<b>PSE_Pwr_Class_SS</b>	Value of the Single-sig Extended Class for Alt-A and Alt-B. Set to 1 if TLV is set to Single Signature otherwise set to 0.
<b>PSE_Echo_Time_1DS</b>	Time from a PD request for a change to a low power until the frame containing the Echo of that request is received
<b>PSE_Alloc_Time_1DS</b>	Time from a PD request for a change to a low power until the frame containing the Allocation of that request is received
<b>PSE_Alloc_LowPwr_1DSA</b>	Power Allocated on Alt-A by the PSE when requesting a change to a low power
<b>PSE_Alloc_LowPwr_1DSB</b>	Power Allocated on Alt-B by the PSE when requesting a change to a low power
<b>PSE_Echo_Time_2DS</b>	Time from a PD request for a change to the max power available until the frame containing the Echo of that request is received
<b>PSE_Alloc_Time_2DS</b>	Time from a PD request for a change to the max power available until the frame containing the Allocation of that request is received
<b>PSE_Alloc_MaxPwr_2DSA</b>	Indicates Power was Allocated on Alt-A by the PSE when requesting a change to the max power available. =1 if Allocated, =0 if Not Allocated
<b>PSE_Alloc_MaxPwr_2DSB</b>	Indicates Power was Allocated on Alt-B by the PSE when requesting a change to the max power available. =1 if Allocated, =0 if Not Allocated
<b>PSE_Alloc_Limit_DS</b>	Flag indicating if PSE will over-allocate to a Class 3 D power-up. 1 = max allocation consistent with assigned pairset classe. 0= allocation exceeded pairset assigned classes.

## Power-Up Processes

### pwrup\_time **Power-Up Timing Parameters**

Measures power-up rise time and time delay from completion of detection until POWER\_ON state.

<b>Pwr_On_Time_Tpon_SS</b>	Time duration from the end of Detection and Connection Check until the end of the POWER_UP state given a Single Signature PD.
<b>Pwr_On_Time_Tpon_DSA</b>	Time duration from the end of Detection and Connection Check until the end of the POWER_UP state on the Alt-A Pairset given a Dual Signature PD.
<b>Pwr_On_Time_Tpon_DSB</b>	Time duration from the end of Detection and Connection Check until the end of the POWER_UP



## Power-Up Processes

	state on the Alt-B Pairset given a Dual Signature PD.
<b>Pwrup_Rise_Time_A</b>	Estimated time ( $\mu$ sec) for the Alt-A Pairset to transit from 10% of $V_{pse}$ to 90% of $V_{pse}$ while applying power.
<b>Pwrup_Rise_Time_B</b>	Estimated time ( $\mu$ sec) for the Alt-B Pairset to transit from 10% of $V_{pse}$ to 90% of $V_{pse}$ while applying power.
<b>Pwr_Stagger_Time_SS4</b>	Time duration between primary (PRI) Pairset power-up and secondary (SEC) pairset power-up given Single Signature Class 4. Set to 0 for simultaneous power-ups and to -1 for 2-pair power-ups.
<b>Pwr_Stagger_Time_SS5</b>	Time duration between primary (PRI) Pairset power-up and secondary (SEC) pairset power-up given Single Signature Class 5. Set to 0 for simultaneous power-ups and to -1 for 2-pair power-ups.
<b>Pwr_Stagger_Time_DS</b>	Time duration between primary (PRI) Pairset power-up and secondary (SEC) pairset power-up given Dual Signature PD. Set to 0 for simultaneous power-ups and to -1 for 2-pair power-ups.

### pwrup\_inrush

### PSE Current Limiting Behaviors During Power-Up

Evaluates PSE current limiting and inrush overload tolerance parameters. Assures compliance to 802.3bt figure 145-22, Inrush current and timing limits in the POWER\_UP state.

<b>linrush_min_Class_3</b>	Minimum 4-Pair Inrush current from power-up until 50msec after power-up given Single Signature Class 3 PD
<b>linrush_min_Class_5</b>	Minimum 4-Pair Inrush current from power-up until 50msec after power-up given Single Signature Class 5 PD
<b>linrush_min_Class_7</b>	Minimum 4-Pair Inrush current from power-up until 50msec after power-up given Single Signature Class 7 PD
<b>linrush_min_Class_1D_A</b>	Minimum Alt-A Pairset Inrush current from power-up until 50msec after power-up given Dual Signature Class PD
<b>linrush_min_Class_1D_B</b>	Minimum Alt-B Pairset Inrush current from power-up until 50msec after power-up given Dual Signature Class PD
<b>linrush_4P_max_Class_3</b>	Maximum 4-Pair Inrush current from 1msec after power-up until shutdown given a Single Signature Class 3 PD
<b>linrush_4P_max1_Class_5</b>	Maximum 4-Pair Inrush current from 1msec after power-up until shutdown given a Single Signature Class 5 PD and given a PSE that grants a maximum of Class 4 power.
<b>linrush_4P_max2_Class_5</b>	Maximum 4-Pair Inrush current from 1msec after power-up until shutdown given a Single Signature Class 5 PD and given a PSE that grants greater than Class 4 power.
<b>linrush_4P_max1_Class_7</b>	Maximum 4-Pair Inrush current from 1msec after power-up until shutdown given a Single Signature Class 7 PD and given a PSE that grants a maximum of Class 4 power.
<b>linrush_4P_max2_Class_7</b>	Maximum 4-Pair Inrush current from 1msec after power-up until shutdown given a Single Signature Class 7 PD and given a PSE that grants greater than Class 4 power.
<b>linrush_2P_max_Class_3</b>	Maximum 2-Pair Inrush current from 1msec after power-up until shutdown given a Single Signature Class 3 PD.
<b>linrush_2P_max1_Class_7</b>	Maximum 2-Pair Inrush current from 1msec after power-up until shutdown given a Single Signature Class 7 PD and given a PSE that grants a maximum of Class 4 power.
<b>linrush_2P_max2_Class_7</b>	Maximum 2-Pair Inrush current from 1msec after power-up until shutdown given a Single Signature Class 7 PD and given a PSE that grants greater than Class 4 power.
<b>linrush_2p_max_CI_1D_A</b>	Maximum 2-Pair Inrush current on the Alt-A Pairset from 1msec after power-up until shutdown given a Dual Signature Class 1 PD.
<b>linrush_2p_max_CI_1D_B</b>	Maximum 2-Pair Inrush current on the Alt-B Pairset from 1msec after power-up until shutdown given a Dual Signature Class 1 PD.
<b>Tinrush_minPr_Class_3</b>	Inrush Shutdown Time measured from power-up until power removal given Single Signature Class 3 PD - minimum of the Alt-A and Alt-B Pairsets
<b>Tinrush_maxPr_Class_3</b>	Inrush Shutdown Time measured from power-up until power removal given Single Signature Class 3 PD - maximum of the Alt-A and Alt-B Pairsets
<b>Tinrush_minPr_Class_7</b>	Inrush Shutdown Time measured from power-up until power removal given Single Signature Class 7 PD - minimum of the Alt-A and Alt-B Pairsets
<b>Tinrush_maxPr_Class_7</b>	Inrush Shutdown Time measured from power-up until power removal given Single Signature Class 7 PD - maximum of the Alt-A and Alt-B Pairsets
<b>Tinrush_Class_1D_A</b>	Inrush Shutdown Time measured from power-up until power removal on the Alt-A Pairset given Dual Signature Class 1 PD
<b>Tinrush_Class_1D_B</b>	Inrush Shutdown Time measured from power-up until power removal on the Alt-B Pairset given Dual Signature Class 1 PD

## Power-Up Processes

Delay_Inrush_Class_7	Inrush Shutdown Time measured from power-up until power removal on both Pairsets given a Single Signature Class 7 PD and an inrush overload that is delayed by 25msec from power-up
Delay_Inrush_Class_2D_A	Inrush Shutdown Time measured on the Alt-A Pairset from power-up until power removal given a Dual Signature Class 1 PD and an inrush overload that is delayed by 25msec from power-up of the Alt-A Pairset
Delay_Inrush_Class_2D_B	Inrush Shutdown Time measured on the Alt-B Pairset from power-up until power removal given a Dual Signature Class 1 PD and an inrush overload that is delayed by 25msec from power-up of the Alt-B Pairset
45ms_Pwr_Stat_Class_7	Flag indicating if PSE maintained power when a 45msec Inrush current overload is applied given a Single Signature Class 7 PD. 1= Power Maintained, 0= Power Removed.
45ms_Pwr_Stat_Class_2D_A	Flag indicating if PSE maintained power on the Alt-A Pairset when a 45msec Inrush current overload is applied given a Dual Signature Class 2 PD. 1= Power Maintained, 0= Power Removed.
45ms_Pwr_Stat_Class_2D_B	Flag indicating if PSE maintained power on the Alt-B Pairset when a 45msec Inrush current overload is applied given a Dual Signature Class 2 PD. 1= Power Maintained, 0= Power Removed.
Vinrush_Class_2D_A	Inrush voltage on the Alt-A Pairset while the PSE is in current limit.
Vinrush_Class_2D_B	Inrush voltage on the Alt-B Pairset while the PSE is in current limit.

## PSE Powered-On Performance and Processes

<b>pwrn_v</b>	<b>Powered Port Voltages, Ripple, and Noise</b>
Measures PSE port DC and AC voltages in response to minimum and maximum power loads.	
Vpse_Max_Alt_A	PSE output voltage on the Alt-A Pairset when PSE is powered and lightly loaded (~1W).
Vpse_Max_Alt_B	PSE output voltage on the Alt-B Pairset when PSE is powered and lightly loaded (~1W).
Vpse_Min_Alt_A	PSE output voltage on the Alt-A Pairset when PSE is powered and heavily loaded (~95% of Pclass).
Vpse_Min_Alt_B	PSE output voltage on the Alt-B Pairset when PSE is powered and heavily loaded (~95% of Pclass).
Vport_PSE_diff=	Difference between Alt-A and Alt-B output voltages when PSE is 4-pair powered and has zero mA load.
V_ripple_A	Low frequency (20Hz-150Hz) ripple measured on the Alt-A Pairset when the PSE is powered. Measurement made at both low and high power load with maximum of the two reported.
V_ripple_B	Low frequency (20Hz-150Hz) ripple measured on the Alt-B Pairset when the PSE is powered. Measurement made at both low and high power load with maximum of the two reported.
V_noise_A	High frequency (50KHz-300KHz) noise measured on the Alt-A Pairset when the PSE is powered. Measurement made at both low and high power load with maximum of the two reported.
V_noise_B	High frequency (50KHz-300KHz) noise measured on the Alt-B Pairset when the PSE is powered. Measurement made at both low and high power load with maximum of the two reported.
V_trans_A	Minimum voltage measured on the Alt-A Pairset during a load transition from ~0.5W to ~Pclass and back over a short (< 5msec) duration.
V_trans_B	Minimum voltage measured on the Alt-B Pairset during a load transition from ~0.5W to ~Pclass and back over a short (< 5msec) duration.
<b>pwrn_pwrpcap</b>	<b>PSE Port Static Power Capacity</b>
Measures the maximum power delivery capability of a PSE port given various PD Classifications and LLDP power allocations.	
Max_Asgn_Class_SS	The maximum classification a PSE will assign to a Single Signature PD through either event counts or LLDP.
Pcon_c1	Maximum sustained power (in watts) to a Class 1 PD
Icon_%_c1	Maximum sustained load current as a % of <b>Icon</b> for a Class 1 PD, the minimum required load current associated with <b>Pclass</b> . To pass, this should be ≥ 100%.
Pcon_c2	Maximum sustained power (in watts) to a Class 2 PD
Icon_%_c2	Maximum sustained load current as a % of <b>Icon</b> for a Class 2 PD, the minimum required load current associated with <b>Pclass</b> . To pass, this should be ≥ 100%.
Pcon_c3	Maximum sustained power (in watts) to a Class 3 PD
Icon_%_c3	Maximum sustained load current as a % of <b>Icon</b> for a Class 3 PD, the minimum required load current associated with <b>Pclass</b> . To pass, this should be ≥ 100%.
Pcon_c4	Maximum sustained power (in watts) to a Class 4 PD
Icon_%_c4	Maximum sustained load current as a % of <b>Icon</b> for a Class 4 PD, the minimum required load current associated with <b>Pclass</b> . To pass, this should be ≥ 100%.

## PSE Powered-On Performance and Processes

<b>Pcon_c5</b>	Maximum sustained power (in watts) to a Class 5 PD
<b>Icon_%_c5</b>	Maximum sustained load current as a % of <b>Icon</b> for a Class 5 PD, the minimum required load current associated with <b>Pclass</b> . To pass, this should be $\geq 100\%$ .
<b>Pcon_c6</b>	Maximum sustained power (in watts) to a Class 6 PD
<b>Icon_%_c6</b>	Maximum sustained load current as a % of <b>Icon</b> for a Class 6 PD, the minimum required load current associated with <b>Pclass</b> . To pass, this should be $\geq 100\%$ .
<b>Pcon_c7</b>	Maximum sustained power (in watts) to a Class 7 PD
<b>Icon_%_c7</b>	Maximum sustained load current as a % of <b>Icon</b> for a Class 7 PD, the minimum required load current associated with <b>Pclass</b> . To pass, this should be $\geq 100\%$ .
<b>Pcon_c8</b>	Maximum sustained power (in watts) to a Class 8 PD
<b>Icon_%_c8</b>	Maximum sustained load current as a % of <b>Icon</b> for a Class 8 PD, the minimum required load current associated with <b>Pclass</b> . To pass, this should be $\geq 100\%$ .
<b>Type_N_Enable</b>	Powering status when a load of $\sim 90\%$ <b>Pclass</b> ( <b>Icon</b> ) is applied at 80 msec following power-up.
<b>Pclass_LLDP_95%</b>	LLDP Granting PSE's Only: Power status when a negotiation for 95% of the maximum available PSE port power is negotiated, then the corresponding PD load with maximum cable loss is applied.
<b>Pclass_LLDP_75%</b>	LLDP Granting PSE's Only: Power status when a negotiation for 75% of the maximum available PSE port power is negotiated, then the corresponding PD load with maximum cable loss is applied.
<b>Max_Asgn_Class_DS</b>	The maximum classifications a PSE will assign to a Dual Signature PD ( <u>on both pairsets</u> ) through either event counts or LLDP.
<b>Pcon_c1DA</b>	Maximum sustained power on the Alt-A pairset (in watts) to a Dual Class 1 PD
<b>Icon_%_c1DA</b>	Given a Dual Class 1 PD, the maximum sustained Alt-A load current as a % of <b>Icon_2p</b> , the minimum required load current associated with <b>Pclass_2p</b> . To pass, this should be $\geq 100\%$ .
<b>Pcon_c2DB</b>	Maximum sustained power on the Alt-B pairset (in watts) to a Dual Class 2 PD
<b>Icon_%_c2DB</b>	Given a Dual Class 2 PD, the maximum sustained Alt-B load current as a % of <b>Icon_2p</b> , the minimum required load current associated with <b>Pclass_2p</b> . To pass, this should be $\geq 100\%$ .
<b>Pcon_c3DA</b>	Maximum sustained power on the Alt-A pairset (in watts) to a Dual Class 3 PD
<b>Icon_%_c3DA</b>	Given a Dual Class 3 PD, the maximum sustained Alt-A load current as a % of <b>Icon_2p</b> , the minimum required load current associated with <b>Pclass_2p</b> . To pass, this should be $\geq 100\%$ .
<b>Pcon_c4DB</b>	Maximum sustained power on the Alt-B pairset (in watts) to a Dual Class 4 PD
<b>Icon_%_c4DB</b>	Given a Dual Class 4 PD, the maximum sustained Alt-B load current as a % of <b>Icon_2p</b> , the minimum required load current associated with <b>Pclass_2p</b> . To pass, this should be $\geq 100\%$ .
<b>Pcon_c5DA</b>	Maximum sustained power on the Alt-A pairset (in watts) to a Dual Class 4 PD
<b>Icon_%_c5DA</b>	Given a Dual Class 4 PD, the maximum sustained Alt-A load current as a % of <b>Icon_2p</b> , the minimum required load current associated with <b>Pclass_2p</b> . To pass, this should be $\geq 100\%$ .

### pwrn\_unbal

### PSE Port Pair-to-Pair Unbalance Tolerance

Assesses PSE ability to support worst case pairset-to-pairset unbalanced loading given single signature PD emulations.

<b>pseP2pUnbal_c4A</b>	<p>If a PSE powers Class 4 with 4-Pairs: The powering status when a total load of <math>\sim 90\%</math> <b>Icon</b> is shifted onto the Alt-A pairset and the load current on the Alt-B pairset is zero mA. 0= Unpowered, 1= Powered.</p>
<b>pseP2pUnbal_c4B</b>	<p>If a PSE powers Class 4 with 4-Pairs: The powering status when a total load of <math>\sim 90\%</math> <b>Icon</b> is shifted onto the Alt-B pairset and the load current on the Alt-A pairset is zero mA. 0= Unpowered, 1= Powered.</p>
<b>pseP2pUnbal_c5A</b>	<p>The powering status when a total load of <math>\sim 90\%</math> <b>Icon</b> is split such that the Alt-A pairset gets <b>Icon_2p_unb</b> and the Alt-B pairset gets the remaining load current (<math>90\% * \text{Icon} - \text{Icon\_2p\_unb}</math>). <b>Icon_2p_unb</b> = 560mA for assigned class 5, 692mA for assigned class 6, 794mA for assigned class 7, and 948mA for assigned class 8. 0= Unpowered, 1= Powered.</p> <p>The powering status when a total load of <math>\sim 90\%</math> <b>Icon</b> is split such that the Alt-B pairset gets <b>Icon_2p_unb</b> and the Alt-A pairset gets the remaining load current (<math>90\% * \text{Icon} - \text{Icon\_2p\_unb}</math>). <b>Icon_2p_unb</b> = 560mA for assigned class 5, 692mA for assigned class 6, 794mA for assigned class 7, and 948mA for assigned class 8. 0= Unpowered, 1= Powered.</p>
<b>pseP2pUnbal_c6A</b>	
<b>pseP2pUnbal_c7A</b>	
<b>pseP2pUnbal_c8A</b>	
<b>pseP2pUnbal_c5B</b>	
<b>pseP2pUnbal_c6B</b>	
<b>pseP2pUnbal_c7B</b>	
<b>pseP2pUnbal_c8B</b>	

## PSE Powered-On Performance and Processes

### pwrn\_maxi

### PSE Response to Maximum Overloads

Evaluates PSE characteristics with respect to the POWER\_ON state PI operating current templates in Figures 145-23 and 145-24 of the 802.3bt specification.

<b>llim_2p_max_SSA</b>	Maximum pairset current measured during “short circuit” overload from the maximum single signature class PD that the PSE will grant full power to. Assessed on both the Alt-A and Alt-B pairsets.
<b>llim_2p_max_SSB</b>	Time from short circuit overload assertion until first pairset shutdown.
<b>Tlim_SS</b>	The low side of this parameter is not enforceable because the standard allows that when PSE output voltage drops below <b>Vport_pse_2p(Min)</b> , the PSE may remove power without regard to Tlim. A PSE that is limiting output current would almost certainly drop output voltage below <b>Vport_pse_2p(min)</b> .
<b>llim_2p_max_DSA</b>	Maximum pairset current measured during “short circuit” overload from the maximum dual signature class PD that the PSE will grant full power to. Assessed on both the Alt-A and Alt-B pairsets.
<b>llim_2p_max_DSB</b>	Time from short circuit overload assertion until Alt-A pairset shutdown. See Tlim_SS above.
<b>Tlim_DSA</b>	Time from short circuit overload assertion until Alt-B pairset shutdown. See Tlim_SS above.
<b>Tlim_DSB</b>	Minimum current sustained with <b>llim_min_2p</b> (400mA) applied to Alt-A, then to Alt-B pairsets for <b>Tlim_min</b> . Reports the minimum of both pairsets.
<b>llim_min_cAB3</b>	PSE Powering status 100msec after class 3 <b>llim_min_2p</b> transient was applied for <b>Tlim_min</b> on each pairset. 1= PSE did not remove power. 0= Power was removed.
<b>Max_trans_c3</b>	Minimum current sustained with <b>llim_min_2p</b> (684mA) applied to Alt-A, then to Alt-B pairsets for <b>Tlim_min</b> . Reports the minimum of both pairsets.
<b>llim_min_cAB4</b>	PSE Powering status 100msec after class 4 <b>llim_min_2p</b> transient was applied for <b>Tlim_min</b> on each pairset. 1= PSE did not remove power. 0= Power was removed.
<b>Max_trans_c4</b>	Minimum current sustained with <b>llim_min_2p</b> (580mA) applied simultaneously to Alt-A and Alt-B pairsets for <b>Tlim_min</b> . Reports the minimum of both pairsets.
<b>llim_min_cAB5</b>	PSE Powering status 100msec after class 5 <b>llim_min_2p</b> transient was applied for <b>Tlim_min</b> on both pairsets. 1= PSE did not remove power. 0= Power was removed.
<b>Max_trans_c5</b>	Minimum current sustained with <b>llim_min_2p</b> (720mA) applied Alt-A and Alt-B pairsets for <b>Tlim_min</b> . Reports the minimum of both pairsets.
<b>llim_min_cAB6</b>	PSE Powering status 100msec after class 6 <b>llim_min_2p</b> transient was applied for <b>Tlim_min</b> on both pairsets. 1= PSE did not remove power. 0= Power was removed.
<b>Max_trans_c6</b>	Minimum current sustained with <b>llim_min_2p</b> (850mA) applied Alt-A and Alt-B pairsets for <b>Tlim_min</b> . Reports the minimum of both pairsets.
<b>llim_min_cAB7</b>	PSE Powering status 100msec after class 7 <b>llim_min_2p</b> transient was applied for <b>Tlim_min</b> on both pairsets. 1= PSE did not remove power. 0= Power was removed.
<b>Max_trans_c7</b>	Minimum current sustained with <b>llim_min_2p</b> (1005mA) applied Alt-A and Alt-B pairsets for <b>Tlim_min</b> . Reports the minimum of both pairsets.
<b>llim_min_cAB8</b>	PSE Powering status 100msec after class 8 <b>llim_min_2p</b> transient was applied for <b>Tlim_min</b> on both pairsets. 1= PSE did not remove power. 0= Power was removed.
<b>Max_trans_c8</b>	Minimum current sustained with <b>llim_min_2p</b> (400mA) applied Alt-A and Alt-B pairsets for <b>Tlim_min</b> . Reports the minimum of both pairsets.
<b>llim_min_cAB3D</b>	PSE Powering status 100msec after dual class 3 <b>llim_min_2p</b> transient was applied for <b>Tlim_min</b> on both pairsets. 1= PSE did not remove power. 0= Power was removed.
<b>Max_trans_c3D</b>	Minimum current sustained with <b>llim_min_2p</b> (684mA) applied Alt-A and Alt-B pairsets for <b>Tlim_min</b> . Reports the minimum of both pairsets.
<b>llim_min_cAB4D</b>	PSE Powering status 100msec after dual class 4 <b>llim_min_2p</b> transient was applied for <b>Tlim_min</b> on both pairsets. 1= PSE did not remove power. 0= Power was removed.
<b>Max_trans_c4D</b>	Minimum current sustained with <b>llim_min_2p</b> (990mA) applied Alt-A and Alt-B pairsets for <b>Tlim_min</b> . Reports the minimum of both pairsets.
<b>llim_min_cAB5D</b>	PSE Powering status 100msec after dual class 5 <b>llim_min_2p</b> transient was applied for <b>Tlim_min</b> on both pairsets. 1= PSE did not remove power. 0= Power was removed.
<b>Max_trans_c5D</b>	Minimum Alt-A voltage in response to a maximum transient overload (llim_min) of 250usec duration from the maximum class PD a PSE will grant full power to.
<b>Vtrans_2p_A</b>	Minimum Alt-B voltage in response to a maximum transient overload (llim_min) of 250usec duration from the maximum class PD a PSE will grant full power to.
<b>Vtrans_2p_B</b>	Flag indicating power removed from both pairsets of Type-3 PSE with 852mA per pairset for >
<b>lport_max_type3</b>	

## PSE Powered-On Performance and Processes

<b>lport_max_type4</b>	75 msec. 0= Power removed, 1= Powered after 75 msec. Flag indicating power removed from both pairsets of Type-4 PSE with 1302mA per pairset for > 75 msec. 0= Power removed, 1= Powered after 75 msec.
<b>lpls_type</b>	Flag indicating power removed from both pairsets of Type-4 PSE with Maximum LPS current per pairset for > 4 sec. Maximum LPS current is the current that restricts PSE to <100 Watt output. 0= Power removed, 1= Powered after 4 sec.

### pwrn\_overld

### PSE Response to Maximum PD Power Transients

Assesses powered PSE port behaviors with respect to **lpeak**, the maximum power overload allowed to a PD as defined in Equation 145-11 of the 802.3bt standard.

<b>lpeak_c1</b>	Flag indicating if the PSE maintains power following an <b>lpeak</b> current transient of duration <b>Tcut_min</b> (50msec) to a Class 1 PD. 1= Powered, 0= Not powered.
<b>lpeak_c2</b>	Flag indicating if the PSE maintains power following an <b>lpeak</b> current transient of duration <b>Tcut_min</b> (50msec) to a Class 2 PD. 1= Powered, 0= Not powered.
<b>lpeak_c3</b>	Flag indicating if the PSE maintains power following an <b>lpeak</b> current transient of duration <b>Tcut_min</b> (50msec) to a Class 3 PD. 1= Powered, 0= Not powered.
<b>Vport_lpeak_c3</b>	Minimum voltage during <b>lpeak</b> Class 3 transient.
<b>lpeak_5%DC_c3</b>	Flag indicating if PSE maintains power following a 5% duty cycle transient load of <b>lpeak</b> to a Class 3 PD. 1= Powered, 0= Not powered.
<b>lpeak_c4</b>	Flag indicating if the PSE maintains power following an <b>lpeak</b> current transient of duration <b>Tcut_min</b> (50msec) to a Class 4 PD.
<b>Vport_lpeak_c4</b>	Minimum voltage during <b>lpeak</b> Class 4 transient.
<b>lpeak_5%DC_c4</b>	Flag indicating if PSE maintains power following a 5% duty cycle transient load of <b>lpeak</b> to a Class 4 PD. 1= Powered, 0= Not powered.
<b>lpeak_c5</b>	Flag indicating if the PSE maintains power following an <b>lpeak</b> current transient of duration <b>Tcut_min</b> (50msec) to a Class 4 PD. 1= Powered, 0= Not powered.
<b>Vport_lpeak_c5</b>	Minimum voltage during <b>lpeak</b> Class 5 transient.
<b>lpeak_5%DC_c5</b>	Flag indicating if PSE maintains power following a 5% duty cycle transient load of <b>lpeak</b> to a Class 4 PD. 1= Powered, 0= Not powered.
<b>lpeak_c6</b>	Flag indicating if the PSE maintains power following an <b>lpeak</b> current transient of duration <b>Tcut_min</b> (50msec) to a Class 6 PD. 1= Powered, 0= Not powered.
<b>Vport_lpeak_c6</b>	Minimum voltage during <b>lpeak</b> Class 6 transient.
<b>lpeak_5%DC_c6</b>	Flag indicating if PSE maintains power following a 5% duty cycle transient load of <b>lpeak</b> to a Class 6 PD. 1= Powered, 0= Not powered.
<b>lpeak_c7</b>	Flag indicating if the PSE maintains power following an <b>lpeak</b> current transient of duration <b>Tcut_min</b> (50msec) to a Class 7 PD. 1= Powered, 0= Not powered.
<b>Vport_lpeak_c7</b>	Minimum voltage during <b>lpeak</b> Class 7 transient.
<b>lpeak_5%DC_c7</b>	Flag indicating if PSE maintains power following a 5% duty cycle transient load of <b>lpeak</b> to a Class 7 PD. 1= Powered, 0= Not powered.
<b>lpeak_c8</b>	Flag indicating if the PSE maintains power following an <b>lpeak</b> current transient of duration <b>Tcut_min</b> (50msec) to a Class 8 PD. 1= Powered, 0= Not powered.
<b>Vport_lpeak_c8</b>	Minimum voltage during <b>lpeak</b> Class 8 transient.
<b>lpeak_5%DC_c8</b>	Flag indicating if PSE maintains power following a 5% duty cycle transient load of <b>lpeak</b> to a Class 8 PD. 1= Powered, 0= Not powered.
<b>lpeak_c1D</b>	Flag indicating if the PSE maintains power following <b>lpeak_2p</b> current transients of duration <b>Tcut_min</b> (50msec) applied to both pairsets of a Dual Class 1 PD. 1= Powered, 0= Not powered.
<b>lpeak_c2D</b>	Flag indicating if the PSE maintains power following <b>lpeak_2p</b> current transients of duration <b>Tcut_min</b> (50msec) applied to both pairsets of a Dual Class 2 PD. 1= Powered, 0= Not powered.
<b>lpeak_c3D</b>	Flag indicating if the PSE maintains power following <b>lpeak_2p</b> current transients of duration <b>Tcut_min</b> (50msec) applied to both pairsets of a Dual Class 3 PD. 1= Powered, 0= Not powered.
<b>lpeak_c4D</b>	Flag indicating if the PSE maintains power following <b>lpeak_2p</b> current transients of duration <b>Tcut_min</b> (50msec) applied to both pairsets of a Dual Class 4 PD. 1= Powered, 0= Not powered.
<b>lpeak_c5D</b>	Flag indicating if the PSE maintains power following <b>lpeak_2p</b> current transients of duration <b>Tcut_min</b> (50msec) applied to both pairsets of a Dual Class 5 PD. 1= Powered, 0= Not powered.

## MPS Processes for Power Removal on PD Disconnect

### mps\_dc\_valid

### Valid DC MPS Load Thresholds and Tolerances

Evaluates PSE DC current thresholds for 4-pair and pairset power removal and PSE tolerance of low power MPS conditions.

<b>Ihold_c3</b>	Minimum 4-pair load current, split evenly between pairsets, that will maintain power to a Class 3 PD. Report -1 if PSE only does 2-Pair power with Class 3.
<b>Ihold_2p_c3A</b>	Minimum 2-pair load current on Alt-A pairset that will maintain power to a Class 3 PD. If PSE powers with 4-pairs, the Alt-B pairset will be drawing 1.5 mA during the scan. Set to -1 for any unpowered pairset.
<b>Ihold_2p_c3B</b>	Minimum 2-pair load current on Alt-B pairset that will maintain power to a Class 3 PD. If PSE powers with 4-pairs, the Alt-A pairset will be drawing 1.5 mA during the scan.
<b>Ihold_c5</b>	Minimum 4-pair load current, split evenly between pairsets, that will maintain power to a Class 5 PD
<b>Ihold_2p_c5A</b>	Minimum 2-pair load current on Alt-A pairset that will maintain power to a Class 5 PD when the Alt-B pairset is drawing 1.5 mA
<b>Ihold_2p_c5B</b>	Minimum 2-pair load current on Alt-B pairset that will maintain power to a Class 5 PD when the Alt-A pairset is drawing 1.5 mA
<b>Ihold_c7</b>	Minimum 4-pair load current, split evenly between pairsets, that will maintain power to a Class 7 PD
<b>Ihold_2p_c7A</b>	Minimum 2-pair load current on Alt-A pairset that will maintain power to a Class 7 PD when the Alt-B pairset is drawing 1.5 mA
<b>Ihold_2p_c7B</b>	Minimum 2-pair load current on Alt-B pairset that will maintain power to a Class 7 PD when the Alt-A pairset is drawing 1.5 mA
<b>Ihold_2p_c2DA</b>	Minimum Alt-A load current to maintain power on the Alt-A pairset given a dual signature PD and 80mA load on the Alt-B pairset.
<b>Ihold_2p_c2DB</b>	Minimum Alt-B load current to maintain power on the Alt-B pairset given a dual signature PD and 80mA load on the Alt-A pairset.
<b>LP_MPS_Tol_c3</b>	Flag indicating if 2-Pair or 4-Pair power is maintained following a succession of low power MPS impulses providing valid current for Tmps with 2.15% duty cycle given a Class 3 PD. 1= Powered, 0= Power removed.
<b>LP_MPS_Tol_c5</b>	Flag indicating if 4-Pair power is maintained following a succession of low power MPS impulses providing valid current for Tmps with 2.15% duty cycle given a Class 5 PD. 1= Powered, 0= Power removed.
<b>LP_MPS_Tol_c7</b>	Flag indicating if 4-Pair power is maintained following a succession of low power MPS impulses providing valid current for Tmps with 2.15% duty cycle given a Class 7 PD. 1= Powered, 0= Power removed.
<b>LP_MPS_Tol_c2D</b>	Flag indicating if power is maintained on both pairsets following a succession of low power MPS impulses providing valid current for Tmps with 2.15% duty cycle given a Class 2D PD. 1= Powered, 0= Power removed.

### mps\_dc\_pwrdrn

### Disconnect Shutdown Timing

Evaluates disconnect shutdown timing given single and dual signature emulations and invalid MPS signatures.

<b>Tmpdo_c3A</b>	Time from PD disconnect until power removal on Alt-A pairset given a Class 3 PD. Tested using a load current of <b>Ihold_min</b> - 1 mA. Set to -1 if PSE only powers the Alt-B pairset.
<b>Tmpdo_c3B</b>	Time from PD disconnect until power removal on Alt-B pairset given a Class 3 PD. Tested using a load current of <b>Ihold_min</b> - 1 mA. Set to -1 if PSE only powers the Alt-A pairset.
<b>Tmpdo_c5A</b>	Time from PD disconnect until power removal on Alt-A pairset given a Class 5 PD. Tested using a load current of <b>Ihold_min</b> - 1 mA.
<b>Tmpdo_c5B</b>	Time from PD disconnect until power removal on Alt-B pairset given a Class 5 PD. Tested using a load current of <b>Ihold_min</b> - 1 mA.
<b>Tmpdo_c7A</b>	Time from PD disconnect until power removal on Alt-A pairset given a Class 7 PD. Tested using a load current of <b>Ihold_min</b> - 1 mA.
<b>Tmpdo_c7B</b>	Time from PD disconnect until power removal on Alt-B pairset given a Class 7 PD. Tested using a load current of <b>Ihold_min</b> - 1 mA.
<b>Tmpdo_c2DA</b>	Time from Alt-A pairset disconnect until power removal on the Alt-A pairset given a dual Class 2 PD. Tested using load current of <b>Ihold_2p_min</b> - 1 mA.
<b>4pr_Stat_c2DA</b>	Flag indicating if PSE removes power on one pairset or both pairsets when the Alt-A pairset is disconnected. 0= No power, 1= Alt-B powered, 2= Alt-A powered.
<b>Tmpdo_c2D</b>	Time from Alt-B pairset disconnect until power removal on the Alt-B pairset given a dual Class 2 PD. Tested using load current of <b>Ihold_2p_min</b> - 1 mA.
<b>4pr_Stat_c2DB</b>	Flag indicating if PSE removes power on one pairset or both pairsets when the Alt-B pairset is disconnected.


## PSE Power-Down Characteristics

pwrnd_time	Discharge Time and Output Capacitance
	Evaluates PSE disconnect discharge timing as well as output characteristics during power removal.
Turnoff_time_Toff_A	PSE shutdown time on the Alt-A pairset following a PD Disconnect. The measurement is performed with a hypothetical 320KΩ load applied across the pairset. Measured Cout_A and Output_Rp_A values enable the decay time modeling used to produce Toff.
Turnoff_time_Toff_B	PSE shutdown time on the Alt-B pairset following a PD Disconnect. The measurement is performed with a hypothetical 320KΩ load applied across the pairset. Measured Cout_B and Output_Rp_B values enable the decay time modeling used to produce Toff.
Cout_A	PSE output capacitance on the Alt-A pairset as measured immediately after disconnect shutdown.
Cout_B	PSE output capacitance on the Alt-B pairset as measured immediately after disconnect shutdown.
Output_Rp_A	Effective PSE discharge resistance on the Alt-A pairset as measured immediately after disconnect shutdown.
Output_Rp_B	Effective PSE discharge resistance on the Alt-B pairset as measured immediately after disconnect shutdown.

pwrnd_v	Error Delay Timing
	Measures PSE port time delay between an overload shutdown and restoration of PD power.
Error_Delay_SS_A	Time between overload shutdown and attempted new detection of a single signature PD on the Alt-A pairset.
Error_Delay_SS_B	Time between overload shutdown and attempted new detection of a single signature PD on the Alt-B pairset.
Error_Delay_DS_A	Time between overload shutdown and attempted new detection of a dual signature PD on the Alt-A pairset.
Error_Delay_DS_B	Time between overload shutdown and attempted new detection of a dual signature PD on the Alt-B pairset.
Idle_Voff_SS_A	Average voltage during the error delay period on the Alt-A pairset given a single signature PD
Idle_Voff_SS_B	Average voltage during the error delay period on the Alt-B pairset given a single signature PD
Idle_Voff_DS_A	Average voltage during the error delay period on the Alt-A pairset given a dual signature PD
Idle_Voff_DS_B	Average voltage during the error delay period on the Alt-B pairset given a dual signature PD

## Configuring and Running the PSE Conformance Test Suite

The 4-Pair PSE Conformance Test Suite is accessed from either PSA Interactive Software (GUI) or PowerShell PSA, an extended Tcl/Tk command line shell.



PSA Interactive PSE Tab Menu

Within **PSA Interactive**, two menus are relevant to the PSE Conformance Test Suite. First the **PSE** tab menu allows users to describe, discover, or load previously stored PSE Attributes. These parameters are critical to the behavior of the PSE 4-Pair Conformance Test Suite and must be properly established for any PSE to be tested.


PSE attributes include **PSE Type** (e.g. Type-3 or Type-4), **PSE Pairs** (4-Pair), **PSE Polarity** (MDI or MDI-X on each pairset), **Max Power Grant** method (PHY, LLDP, or PHY+LLDP), and **MPS Method** (DC). If these parameters are not properly declared and applied, then the PSE conformance test sequencing may produce errors, inappropriate or missing parameters, or incorrect limit checking. PSE attributes can be automatically discovered from a connected PSE using the **Auto Discover** menu. They can be saved for future recall using the **Save PSE Attr** control and they can

be recalled and applied to the PSA instrument by using the **Load PSE Attr** control. In the lower right corner of the main window, the presently described **PSE Type** and **Powered Pairs** is always displayed in blue. The 4-Pair PSE Conformance Test Suite will only be activated when this indicator displays **Type-3, 4-Pair** or **Type-4, 4-Pair**.

In PowerShell PSA, PSE attributes can be auto-discovered using the **psa\_auto\_port** command and can be recalled using the **psa\_pse** command. PSE attributes are saved using the **psa\_saveConfig** command.

Once the PSE Type and associated PSE attributes are properly established and applied to the connected PSA instrument, the **Conf. Test** tab menu is accessed to configure fully automated test sequences. This menu will automatically configure itself for **4-Pair** PSE testing when the most recently described PSE is **Type-3, 4-Pair** or **Type-4, 4-Pair**. Using this menu, automated sequences of selected tests across selected test ports are readily configured and initiated. Alternatively, the menu supports running just a **Single Test** on a single port.

When the menu is configured for **4-Pair** PSE testing, users have the option to run **Full Conformance** testing or to run testing where Dual Signature test cases are excluded in order to speed up some of the longer tests such as **pwrn\_pwracap** and **pwrn\_maxi**. Generally, a complete conformance test would require that **All Tests** be run with the **Full Conformance** setting.



PSA Interactive Conformance Test Menu

Other PSE attributes including maximum power granting method (**Max Grant**) and **MPS** method are displayed and correspond to settings established in the PSE tab menu. These attributes affect which tests are available and selectable in the menu.

User's may also select one of two reporting options when sequencing tests including the default option to produce a pop-up (Microsoft Excel) spreadsheet report that performs all test parameter limit checking and analysis.

Multi-Port PSE connections can rapidly be verified prior to testing from this menu using the **Check Connects** control after selecting the desired **Ports**. This feature can save the inconvenience of re-running the test suite when one or more ports experiences a bad physical connection.

Additionally, users may opt to have waveform traces produced by each test appear on screen as each test runs. Test sequences may be re-cycled up to 16 times using a **Cycle Count** control for those who need to perform exhaustive QA while getting insights into intermittent PSE behaviors.

Test sequencing from PowerShell PSA is performed using the **sequence** command and requires that PSE attributes be properly set and applied before executing that command.



## The 4-Pair PSE Conformance Test Suite Standard Report

The standard spreadsheet test report for the 4-Pair SE Conformance Test Suite provides efficient feedback by clearly notating any specification compliance violations both by test parameter and by test (PSE) port. The report also accumulates minimum, maximum, and average parameter values across PSE ports so that users can spot individual port deviations and assess performance to design goals. Multiple cycles of testing can be specified to produce one report page per sequence cycle.

All test limit processing automatically adapts the type of PSE (Type-3 or Type-4), the High Power Grant Method, and to other factors that are specified before the sequence begins. Test limit tables are found on the **Limits** page of the report.

The standard report includes a **Notes** page with detailed explanations of each parameter in each test including references to 802.3bt PICS and associated 802.3bt clauses.

The standard report also includes Sifos proprietary indexes summarizing PSE **Safety** and PSE **Interop**. These scores are derived from weighted appraisals of each test parameter in each test. Separate report tabs for Safety and Interop display the scoring performed for each index.

The report will automatically scale to the number of tested PSE ports and will produce multiple pages for multiple test cycles.

PSE Conformance Test Suite		PSA-3000 Ports				802.3bt 4Pr Conformance Report							
May 15 2020 3:28 AM		1-1	1-2	2-1	2-2	UNITS	Min	Max	Average	Low Limit	P/F	High Limit	P/F
Port Count: 4													
Loop Count: 1													
PSE Tested: Sample Type-4-4-Port PSE													
Chassis ID: 192.168.221.88													
TestLoop: 1													
Test: det v													
Open_Circuit_Voc_A=		15.4	14.8	15	15.4	volts	14.8	15.4	15.2	0	Pass	30	Pass
Open_Circuit_Voc_B=		15.3	15.2	15	15.1	volts	15	15.3	15.2	0	Pass	30	Pass
Backoff_Voltage_A=		1.1	1.1	1.1	1.1	volts	1.1	1.1	1.1	0	Pass	2.8	Pass
Backoff_Voltage_B=		1.3	1.3	1.2	1.2	volts	1.2	1.3	1.3	0	Pass	2.8	Pass
Max_Det_Step_V_A=		1.4	1.4	1.5	1.5	volts	1.4	1.5	1.5	0	Pass	2.8	Pass
Max_Det_Step_V_B=		8.02	8.04	8.22	8.23	volts	8.02	8.23	8.13	3.8	Pass	10	Pass
Min_Det_Step_V_A=		8.02	8.04	8.28	8.29	volts	8.02	8.29	8.16	3.8	Pass	10	Pass
Min_Det_Step_V_B=		4.44	4.48	4.5	4.51	volts	4.44	4.51	4.48	2.8	Pass	9	Pass
Det_Step_Changes_A=		4.48	4.48	4.95	4.96	volts	4.48	4.96	4.72	2.8	Pass	9	Pass
Det_Step_Changes_B=		3	3	3	3	---	3	3	3	1	Pass	9	Pass
Min_Step_DV_A=		1.73	1.73	1.76	1.76	volts	1.73	1.76	1.75	1	Pass	7.2	Pass
Min_Step_DV_B=		1.71	1.72	1.77	1.78	volts	1.71	1.77	1.74	1	Pass	7.2	Pass
Pre-Det_CC_Step_V_A=		5.31	5.33	5.6	5.6	volts	5.31	5.6	5.46	0	Pass	10	Pass
Pre-Det_CC_Step_V_B=		1.85	1.87	1.82	1.82	volts	1.82	1.87	1.84	0	Pass	10	Pass
Test: det cc													
Presumed_CC_DET_Sig=		1	1	1	1	---	1	1	1	0	Pass	3	Pass
Conn_Chk_SS_V_A=		8.05	8.1	8.26	8.27	volts	8.05	8.27	8.17	2.8	Pass	10	Pass
Conn_Chk_SS_V_B=		8.05	8.06	8.3	8.32	volts	8.05	8.32	8.18	2.8	Pass	10	Pass
Conn_Chk_DS_V_A=		5.28	5.28	5.22	5.22	volts	5.22	5.28	5.25	2.8	Pass	10	Pass
Conn_Chk_DS_V_B=		5.31	5.31	5.26	5.26	volts	5.26	5.31	5.29	2.8	Pass	10	Pass
High_Signature_CC_A=		1	1	1	1	---	1	1	1	1	Pass	1	Pass
High_Signature_CC_B=		1	1	1	1	---	1	1	1	1	Pass	1	Pass
4Pair_Start_Fail=		0	0	0	0	---	0	0	0	0	Pass	0	Pass
Test: det i													
Isc_Init_A=		0.34	0.38	0.29	0.34	mA	0.29	0.38	0.33	0	Pass	5	Pass
Isc_Init_B=		0.28	0.29	0.29	0.3	mA	0.28	0.3	0.29	0	Pass	5	Pass
Isc_Det_A=		0.34	0.38	0.28	0.3	mA	0.28	0.38	0.32	0	Pass	5	Pass
Isc_Det_B=		0.28	0.29	0.28	0.3	mA	0.28	0.3	0.27	0	Pass	5	Pass
Det_Slew_A=		0.0058	0.0072	0.0055	0.006	V/usec	0.0056	0.0072	0.0064	0	Pass	0.1	Pass
Det_Slew_B=		0.0052	0.0052	0.0052	0.006	V/usec	0.0052	0.006	0.0054	0	Pass	0.1	Pass
Test: det range													
Rgood_Max_Single=		26	27	26	28	Kohm	26	28	26.8	27	Fail	32	Pass
Rgood_Min_Single=		16	16	16	16	Kohm	16	16	16	16	Pass	19	Pass
Cgood_Max_Single=		0.1	0.1	0.1	0.1	uF	0.1	0.1	0.1	0	Pass	10	Pass
Rgood_Max_Dual_A=		26	28	27	28	Kohm	26	28	27.3	27	Fail	32	Pass
Rgood_Max_Dual_B=		27	27	28	27	Kohm	27	28	27.3	27	Pass	32	Pass
Rgood_Min_Dual_A=		16	16	16	16	Kohm	16	16	16	16	Pass	19	Pass
Rgood_Min_Dual_B=		16	16	16	16	Kohm	16	16	16	16	Pass	19	Pass
Cgood_Max_Dual_A=		0.1	0.1	0.1	0.1	uF	0.1	0.1	0.1	0	Pass	10	Pass
Cgood_Max_Dual_B=		0.1	0.1	0.1	0.1	uF	0.1	0.1	0.1	0	Pass	10	Pass
Test: det time													
Detect_Time_Tdet_A=		267.6	265.6	267.6	265.6	msec	265.6	267.6	266.6	0	Pass	500	Pass
Detect_Time_Tdet_B=		267.6	265.6	267.6	265.6	msec	265.6	267.6	266.6	0	Pass	500	Pass
Backoff_Time_SS=		821.4	897.7	821.6	897.7	msec	897.7	821.6	856.7	0	Pass	9999	Pass
Det2Det_Time=		382.8	378.9	382.8	380.9	msec	378.9	382.8	381.4	0	Pass	400	Pass
Test: det source													
PSE_Detect_Source=		1	1	1	1	---	1	1	1	0	Pass	1	Pass
PSE_Source_Port_A=		300	300	300	300	Kohm	300	300	300	48	Pass	300	Pass
PSE_Source_Port_B=		300	300	300	300	Kohm	300	300	300	48	Pass	300	Pass
Test: cc response													
Single_Sig_Response=		1	1	1	1	---	1	1	1	1	Pass	1	Pass
Dual_Sig_Response=		1	1	1	1	---	1	1	1	1	Pass	1	Pass
2Pair_PD_A=		1	1	1	1	---	1	1	1	0	Pass	2	Pass
2Pair_PD_B=		1	1	1	1	---	1	1	1	0	Pass	2	Pass
Test: class v													
Vclass_max_SS=		18	17.8	17.8	18.1	volts	17.8	18.1	17.9	15.5	Pass	20.5	Pass
Vclass_min_SS=		17.6	17.4	17.4	17.7	volts	17.4	17.7	17.5	15.5	Pass	20.5	Pass
Vmax_SS=		8.4	8.2	8.1	8.5	volts	8.1	8.5	8.3	7	Pass	10	Pass
Vreset_SS=		-1	-1	-1	-1	---	-1	-1	-1	0	Pass	2.8	Pass
Vclass_max_DSA=		18	17.9	17.8	18.2	volts	17.8	18.2	18	15.5	Pass	20.5	Pass
Vclass_max_DSB=		18	18	17.9	18	volts	17.9	18	18	15.5	Pass	20.5	Pass
Vclass_min_DSA=		17.6	17.4	17.4	17.7	volts	17.4	17.7	17.5	15.5	Pass	20.5	Pass
Vclass_min_DSB=		17.5	17.6	17.4	17.5	volts	17.4	17.6	17.5	15.5	Pass	20.5	Pass
Vmax_DSA=		8.4	8.2	8.2	8.5	volts	8.2	8.5	8.3	7	Pass	10	Pass
Vmax_DSB=		8.3	8.3	8.3	8.3	volts	8.3	8.3	8.3	7	Pass	10	Pass
Vreset_DSA=		-1	-1	-1	-1	---	-1	-1	-1	-1	Pass	2.8	Pass
Vreset_DSB=		-1	-1	-1	-1	---	-1	-1	-1	-1	Pass	2.8	Pass
Test: class time													
Class_Evnt_SS=		0	0	0	0	---	0	0	0	0	Pass	1	Pass
EV_Count_T_SS=		5	5	5	5	Events	5	5	5	1	Pass	5	Pass
Long_EV1_Time_SS=		93.7	93.8	95.7	93.8	msec	93.7	95.7	94.3	88	Pass	105	Pass
Min_Class_EV_Time_SS=		9.7	7.8	7.8	7.8	msec	7.8	9.7	8.3	6	Pass	20	Pass
Max_Class_EV_Time_SS=		15.7	13.7	13.7	13.7	msec	13.7	15.7	14.2	6	Pass	20	Pass
Min_Mark_EV_Time_SS=		7.8	9.7	9.7	9.7	msec	7.8	9.7	9.2	6	Pass	12	Pass

PSE 4-Pair Conformance Test Suite Standard Report (excerpt)

## Ordering Information

---

**PSA-CT4P\***, 4-Pair PSE Conformance Test Suite for One PSA Address (Up to 24 Test Ports)

**PSA-CT-TS1**, Tracking Service, 4-Pair and 2-Pair PSE Conformance Suites for One Year for One PSA Address

**PSA-CT-TS2**, Tracking Service, 4-Pair and 2-Pair PSE Conformance Suites for Two Years for One PSA Address

**PSA-CT-STS1**, Tracking Service, 4-Pair and 2-Pair PSE Conformance Suites for One Year for Multiple PSA Addresses Operating at a Single Site

**PSA-CT-STS2**, Tracking Service, 4-Pair and 2-Pair PSE Conformance Suites for Two Years for Multiple PSA Addresses Operating at a Single Site

**PSA-48-QTD**, PowerSync Analyzer Test Suite 48 Port Discount

**\*NOTE:** *PSA-CT4P* requires one or more **PSA-3202** test blades or **PSA-3402** Compact PSA and is also supported on the **PSA-3248** RackPack PSA.

Sifos Technologies, Inc.  
1 Tech Drive, Suite 100  
Andover, MA 01810  
+1 (978) 975-2100  
www.sifos.com  
[sales@sifos.com](mailto:sales@sifos.com)

**Verification, *Simplified.***