802.3at PD PICS Coverage



		802.3at	PDA-602 ¹		
Item	Торіс	Paragraph	Coverage	Value/Comment	Associated Method
PD1 PD2	Accept power Polarity insensitive	33.3.1	COVERED	On either set of PI conductors Both Mode A and Mode B per Table 33–13	Inherently covered by ALT-A and Alt-B tests
PD3	Source power	33.3.1	PARTIAL	The PD does not source power on its PI	Voltage measured on PI
PD4	Voltage tolerance	33.3.1	COVERAGE	Withstand 0 V to 57 V at the PI indefinitely without permanent	Load Monitor Assessments
PD6	Lindernowered Type 2 PD	22.2.2		damage	Powered Type 2, Powered Type 211 DP
PD5	Underpowered Type 2 PD	33.3.2	COVERED	classification or Data Link Layer classification, conforms to	Powered Type-2, Powered Type-2 LLDP
				Type 1 PD power restrictions and provides the user with an active indication if undernowered	
PD6	Current unbalance	33.3.2		Type 2 PDs meet the requirements	Not Tested
PD7 PD8	PD behavior Valid and non-valid detection	33.3.3	COVERED	According to state diagram shown in Figure 33–16 Presented between positive VPD and negative VPD on each	Rdet, Iclass, Pavg_1, Pavg_2
	signatures			set of pairs defined in 33.3.1	
PD9	Non-valid detection signature	33.3.4	COVERED	When powered, present an invalid signature on the set of pairs not drawing power	Rdet Unpwr
PD10	Valid detection signature	33.3.4	PARTIAL	Characteristics defined in Table 33-14	PDA-602A Rdet single 4V chord. PDA-602B Rdet at
			COVERAGE		VPD min/max, V_Offset. Cdet limited to 4V, 8V VPD. PI Voltage, and Inductance are Not Tested
0044	Non-colid data dina sina dara	22.2.4	00//5050	Fabilities as both of the observation dependence in Table	Delas Odas
PUTT	Non-valid detection signature	33.3.4	COVERED	33–15	Rdet, Cdet
PD12 PD13	PD classifications PD implementing 2-Event class	33.3.5	COVERED	Meets at least one permutation listed in Table 33–8 Returns Class 4	Iclass, ClassNum
	signature				
PD14	Type 2 PD classification behavior	33.3.5.1	COVERAGE	Conforms to electrical specifications in Table 33–17	are not tested)
PD15	Classification signature	33.3.5.1	COVERED	As defined in Table 33–16	Iclass Class Stability
PD17	2-Event class signature	33.3.5.2	COVERED	Class 4 in accordance with the maximum power draw as	Iclass_event1, Iclass_event2, ClassNum2, MarkI,
PD18	2-Event class signature behavior	33 3 5 2	COVERED	specified in Table 33–18 As defined in Table 33–17	Pavg_2, Ppeak_2 Iclass_event1_Iclass_event2_ClassNum2_MarkI
PD19	Type 2 PD electrical requirements	33.3.5.2	PARTIAL	As defined by Table 33–18 of the Type defined in its	Iclass_event1, Iclass_event2, ClassNum2, Markl,
			COVERAGE	pse_power_type state variable	Pavg_1, Ppeak_1, Pavg_2, Ppeak_2, Noise/Ripple<25kHz.
PD20	Mark event current and 2-Event	33.3.5.2.1	COVERED	Draw IMark and present a nonvalid detection signature as	MarkI (nonvalid detection signature is implicit in MarkI
PD21	Mark event current limits	33.3.5.2.1	COVERED	Not exceed IMark when voltage at the PI enters VMark as	Markl (nonvalid detection signature is implicit in
PD22	PD current draw	33 3 5 2 1	COVERED	defined in Table 33–17	Markl test)
		00.0.0.2.1	0072.125	the IDLE state	
PD23	PSE identification	33.3.6	COVERED	Identify as Type 1 or Type 2 (see Figure 33-16)	Iclass, , ClassNum, Iclass_event1, Iclass_event2, ClassNum2, MarkI, Pavg_1, Ppeak_1, Pavg_2,
0024	PD newer eventy	22.2.7	DADTIAL	Onerste within the electrosteristics in Table 22, 19, Table	Ppeak_2
PD24	PD power suppry	33.3.7	COVERAGE	Includes tests PD25 through PD43	3ee FD23-FD43
PD25 PD26	PD turn on voltage PD stay on voltage	33.3.7.1	COVERED COVERED	PD turns on at a voltage less than or equal to Von Stay on for all voltages in the range of VPort, PD	Von Load Monitor Assessments
PD27	PD turn off voltage	33.3.7.1	COVERED	Turn off at a voltage less than VPort_PD min and greater than	Voff
PD28	Startup oscillations	33.3.7.1	COVERED	Shall turn on or off without startup oscillations and within the	Load Monitor Assessments, Vhyst
PD29	PPort PD definition	33 3 7 2 1	COVERED	first trial at any load value When PD is fed by VPort_PD min to VPort_PD max with RCh	All testing Performed At Minimum Cable Distance
		00.0.7.2.1	001/5050	(as defined in Table 33–1) in series	from PD
PD30	Type 2 PD input inrush current	33.3.7.3	COVERED	as a Type 1 PD for at least Tdelay min	linrusn, Pmax_Idelay
PD31	Input inrush current	33.3.7.3	COVERED	Limited by the PD if Cport is greater than or equal to 180 µF so that linguish PD max is satisfied	linrush
PD32	Peak power	33.3.7.4	COVERED	Not to exceed PClass_PD max for more than TCUT min and	Ppeak_1, Ppeak_2, duty cycle evaluate in Itrace
PD33	Peak operating power	33.3.7.4	COVERED	5% duty cycle Not to exceed Ppeak max	Ppeak 1, Ppeak 2
PD34	RMS, DC, and ripple current	33.3.7.4	PARTIAL	Bounded by Equation (33–10)	Vtrace, Itrace, <25kHz
PD35	Maximum IPort for all operating	33.3.7.4	COVERED	Defined by Equation (33–11)	Maxl_1, Maxl_2
PD36	VPort_PD Peak transient current	33.3.7.5		Not to exceed 4.70 mA/µs in either polarity	Not Tested
PD37	Specifications for IPDUT	33.3.7.5	COVERED	Operate below upperbound template defined in Figure 33-18	Pavg_1, Ppeak_1, Pavg_2, Ppeak_2
PD38	Behavior during transients at the	33.3.7.6		As specified in 33.3.7.6	Not Tested
PD39	PSE PI Ripple and noise	33.3.7.7		As specified in Table 33–18 for the common-mode and/or	Not Tested
0040	Dirals and asian appriction	00.077		differential pair-to-pair noise at the PD PI	Mat Tastad
PD40	Ripple and holse specification	33.3.7.7		Table 33–18	Not Tested
PD41	Ripple and noise presence	33.3.7.7		Operates in the presence of ripple and noise generated by the PSE that appears at the PD PI	Not Tested
PD42	Classification stability	33.3.7.8	COVERED	Class signature valid within Tclass and remains valid for the	Class Stability
PD43	Backfeed voltage	33.3.7.9	COVERED	Mode A and Mode B per 33.3.7.9	BackfeedV
PD44	Maintain power signature	33.3.8 33.3.8	COVERED	PD provides a valid MPS at the PI as defined in 33.3.8 Remove both components of the Maintain Power Signature	Minl_1, Minl_2, Itrace MPS violation assessment
001		00.4.0			Operation and the second secon
DLL1	Compatability Considerations Reserved Fields	33.1.2 33.6	COVERED COVERED	PDS and PSES compatible at their PIS. Reserved fields in Power via Mdi TLV transmitted as zeros and	LLDP trace
DU 2	Data Link Lavor classification	33.6.1		ignored on receipt.	LL DP trace
	standards compliance	00.0.1		Incommendatory parts of IEEE Std 602. IAD-2009	
DLL3	ILV frame definitions	33.6.1	COVERED	in 79.3.2	LLDP trace
DLL4	Control State Diagrams	33.6.1 33.6.2	COVERED	Meet state diagrams defined in 33.6.3	Powered Type-2 LLDP Test, LLPD trace
5	ready		COVERAGE	Layer classification being enabled as indicated by	access to variables internal to PD implementation).
DLL9	PSE allocated power value change	33.6.2	COVERED	pd_dll_enabled. LLDPDU with updated "PD requested power value" field sent	Powered Type-2 LLDP Test, LLPD trace
	PD nower control state diagrams	3363		within 10 seconds	Powered Type-2 DP Test PD trace
PVT1	MDI power support field	79.3.2.1	COVERED	Bit map of the MDI power capabilities and status as defined in	LLDP trace
PVT4	Power type/source/priority field	79.3.2.4	COVERED	Table 79-2 Contains a bit-map of the power type, source, and priority	LLDP trace
D\/TE	Power type field	703241		defined in Table 79–3a	LL DP trace
PVT6	Power source field when power	79.3.2.4.1	COVERED	Set to '01' when powered only through the PI; set to '11' when	LLDP trace
	type is PD			powered from both; set to '00' when information is not available	
PVT8	Power priority field when power	79.3.2.4.3	COVERED	Set to the power priority configured for the device; set to '00' if	LLDP trace
PVT9	type is PD PD requested power value field	79.3.2.5	COVERED	power priority is undetermined Contains the PD's requested power value defined in Table	LLDP trace
P\/T10	PSE allocated nowor value field	79326		79-3b Contains the PSE's allocated newsrivalus defined in Table	LI DP trace
F VI IU		13.3.2.0	- COVERED	79-30	
PVT11	Usage rules	79.3.2.7	COVERED	LLUPDU contains no more than one Power Via MDI TLV	LLDP trace

Verification, Simplified.

¹ The PDA-602 will require one or more optional features to provide all coverages claimed.

Version 1117

Copyright 2017, Sifos Technologies